Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors David Penry, Dan Fay, Graham Schelle, Ryan Wells, David I. August, and Daniel A. Connors. 12th International Symposium on High-Performance Computer Architecture. February, 2006. Simulation is an important means of evaluating new microarchitectures. Current trends toward chip multiprocessors (CMPs) try the ability of designers to develop efficient simulators. CMP simulation speed can be improved by exploiting parallelism in the CMP simulation model. This may be done by either running the simulation on multiple processors or integrating multiple processors into the simulation to replace simulated processors. Doing so usually requires tedious manual parallelization or re-design to encapsulate processors. Both problems can be avoided by generating the simulator from a concurrent, structural model of the CMP. Such a model not only resembles hardware, making it easy to understand and use, but also provides sufficient information to automatically parallelize the simulator without requiring the user to change the model. Furthermore, individual components of the model such as processors may be replaced with equivalent hardware without requiring repartitioning. This paper presents techniques to perform automated simulator parallelization and hardware integration for CMP structural models. We show that automated parallelization can achieve an 8.55 speedup for a 16-processor CMP model on a conventional 4-processor shared-memory multiprocessor. We demonstrate the power of hardware integration by integrating eight hardware PowerPC cores into a CMP model, achieving a speedup of up to 5.82 [ PDF ]